Call/whatsapp: +2348077215645, +2348176196229  Email: distinctvaluedproject@gmail.com

DISTINCTVALUED RESEARCH PROJECTS

www.dvlresearch.ng

research project writing and materials

GET COMPLETE PROJECT MATERIAL

  • BSc. N3000 – N5000
  • PGD N10,000
  • MSc. N30,000
  • PHD N60,000

CLICK HERE TO PROCESS PAYMENT

GET NEW PROJECT WRITTING

  • BSc. N8000 Per Chapter
  • PGD N10,000 Per Chapter
  • MSc. N25,000 Per Chapter
  • PHD N60,000 Per Chapter

CLICK HERE TO PROCESS PAYMENT

  • AFTER PAYMENT SEND YOUR PERSONAL DETAILS AS FOLLOWS –
  • NAME, TOPIC, DEPARTMENT, MOBILE NUMBER, E-MAIL, AMOUNT PAID TO +2348077215645 , +2348176196229 AS SMS OR WHATSAPP MESSAGE OR E-MAIL: distinctvaluedproject@gmail.com

AN ELECTRONIC SIGN PATTERN DISPLAY.THE DESIGN AND IMPLEMENTATION

ABSTRACT

This design implementation of this electronic sequential sign post display employs the use of some specialized components. This section of the project introduces the reader to the different section of the project and the components that makes them up.

Emphasis are laid on describing the behaviour and operational system of the components as related to the project modeling, analysis, design and implementation of an ELECTRONIC SIGN POST, which is made up of a power supply, a shift register, a counter, multivibrator (555CMOSI.C) transistor, relay, resistors of different ohmic values capacitors, sensitive mic (for the switching system) and 220V AC lamp.

LIST OF FIGURES

Fig. 3.1: Block Diagram of a Dynamic Sign Display 

Fig. 3.2: Arrangement of the Pattern Display 

Fig. 4.1: Transformer Arrangement 

Fig. 4.2: Bridge Rectifier 

Fig. 4.3: Voltage and Current Waveforms

Fig. 4.4: Full Diagrams of Power Supply 

Fig. 5.1: Four Bit Series in Parallel out Register Logic Circuit Arrangement

Fig. 5.2: Clear and Shift Sequence

Fig. 5.3: Circuit Diagram  for SR Ftip-Flop 

Fig. 5.4: Timing Diagram for SR Ftip-Flop Unclocked

Fig. 4.4.B: Clocke Circuit

Fig. 6.1: Transistor Switch/Relay Drive

Fig. 6.2: Wave form of a Monostable, Fti-Flop

Fig. 7.1: Astable Multivibrator 

Fig. 7.2: Internal Block Diagram of CMOS555 Timer

Fig. 7.3: 555CMOS Connection as a Multivibrator 

Fig. 7.4: 555CMOS Connection as a Timer

Fig. 7.5: 555CMOS Connection as a Monostable Vibrator 

Fig. 8.1: Asynchroneous Decade Counter using Reset 

Fig. 8.2: Asynchroneous Decade Using Feedback

Fig. 8.3: Timing Wave form

Fig. 8.4: Pin configuration of Latch Counter

Fig. 8.5: Circuit Diagrams of a Divided Counter 

Fig. 8.6: Complete Circuit Diagram of Electronics Sign Post

Fig. 8.7: Complete Picture of Electronic Sign Post  

TABLE OF CONTENTS

Title Page 

Declaration 

Approval Page

Dedication 

Acknowledgements

List of Table 

List of Figure 

Table of Contents 

Abstract 

Description/Functions of Components Used with 

List of Figures

CHAPTER ONE 

Introduction 

CHAPTER TWO 

Literature review

CHAPTER THREE

Methodology 

CHAPTER FOUR 

Power supply

Rectification 

Filtration 

CHAPTER FIVE 

Design of sequential Counter 

CHAPTER SIX 

Design of the transistor/Relay Drive 

CHAPTER SEVEN 

Design of system timing circuit 

Design of an interated timing circuit 

Astable multivbrator 

Asignchronous counter 

Synchronous counter

CHAPTER EIGHT 

Construction and packaging 

Packaging 

Problem encountered and solutions 

References 

Leave a Reply

Your email address will not be published. Required fields are marked *

× Make inquiry/Contact us?